

1 Teresa M. Corbin (SBN 132360)
2 Denise M. De Mory (SBN 168076)
3 Jaclyn C. Fink (SBN 217913)
4 HOWREY LLP
5 525 Market Street, Suite 3600
6 San Francisco, California 94105
7 Telephone: (415) 848-4900
8 Facsimile: (415) 848-4999

6 Attorneys for Plaintiff SYNOPSYS, INC.
7 and for Defendants AEROFLEX INCORPORATED,
8 AMI SEMICONDUCTOR, INC., MATROX
ELECTRONIC SYSTEMS, LTD., MATROX
GRAPHICS, INC., MATROX INTERNATIONAL
CORP., MATROX TECH, INC., and
AEROFLEX COLORADO SPRINGS, INC.

UNITED STATES DISTRICT COURT

NORTHERN DISTRICT OF CALIFORNIA

SAN FRANCISCO DIVISION

RICOH COMPANY, LTD.,

Case No. C03-04669 MJJ (EMC)

Plaintiff,

Case No. C03-02289 MJJ (EMC)

vs.

17 AEROFLEX INCORPORATED, AMI
SEMICONDUCTOR, INC., MATROX
ELECTRONIC SYSTEMS LTD., MATROX
18 GRAPHICS INC., MATROX
INTERNATIONAL CORP., MATROX TECH,
19 INC., AND AEROFLEX COLORADO
SPRINGS, INC.

**NOTICE OF MOTION AND MOTION FOR
SUMMARY JUDGMENT OF NON-
INFRINGEMENT (HARDWARE CELLS)**

[SUMMARY JUDGMENT MOTION NO. 2]

Date: September 26, 2006
Time: 9:30 a.m.
Courtroom: 11, 19th Floor
Judge: Martin J. Jenkins

Defendants.

SYNOPSYS, INC.,

Plaintiff,

vs.

RICOH COMPANY, LTD.,

Defendant.

REDACTED PUBLIC COPY

TABLE OF CONTENTS

	<u>Page</u>
I. INTRODUCTION	1
II. FACTS.....	2
A. Background.....	2
B. Ricoh's Infringement Theory Is Premised On A Faulty Reading Of the Plain Language Of the Claims.....	5
C. The Plain Language of the Claim Is Clear: Hardware Cells Are Not Primitive Logic Gates, But Are Instead Circuit Components (Whose Logic Function Requires The Use Of More Than One Primitive Gate) That Map Or Correspond To Specified Functions To Be Performed By The Described ASIC	6
D. Cells Must Be Selected By Applying Rules.....	9
E. The Rules Must Be Cell Selection Rules	9
F. Stored Data Must Include Geometrical Information	9
G. There Is No Dispute That the Alleged Rules In The Design Compiler System Are Not Used To Select Cells.....	10
III. ARGUMENT	13
A. Legal Standard.....	13
B. The Use Of The Design Compiler System Does Not Infringe.....	15
C. If Claim 13 Is Not Infringed, then Claims 14-17 Cannot Be Infringed.	16
IV. CONCLUSION	16

TABLE OF AUTHORITIES**Page(s)****CASES**

3	<i>Aguilera v. Pirelli Armstrong Tire Corp.</i> , 223 F.3d 1010 (9th Cir. 2000).....	14
5	<i>Celotex Corp. v. Catrett</i> , 477 U.S. 317 (1986)	14
6	<i>Johnston v. IVAC Corp.</i> , 885 F.2d 1574 (Fed. Cir. 1989)	14
8	<i>Lantech, Inc. v. Keip Mach. Co.</i> , 32 F.3d 542 (Fed. Cir. 1994)	14
9	<i>Mas-Hamilton Group v. LaGard, Inc.</i> , 156 F.3d 1206 (Fed. Cir. 1998)	14
11	<i>Novartis Corp. v. Ben Venue</i> , 271 F.3d 1043 (Fed. Cir. 2001)	14
12	<i>Rohm and Haas Co. v. Brotech Corp.</i> , 127 F.3d 1089 (Fed. Cir. 1997)	14
14	<i>Vitronics v. Conceptronic, Inc.</i> , 90 F.3d 1576 (Fed. Cir. 1996)	14
15	<i>Wahpeton Canvas Co., Inc. v. Frontier, Inc.</i> , 870 F.2d 1546 (Fed. Cir. 1989)	16

RULES

17	Fed. R. Civ. P. 56(c)	14
----	-----------------------------	----

NOTICE OF MOTION AND MOTION

2 PLEASE TAKE NOTICE that on September 26, 2006, at 9:30 a.m., before the Honorable
3 Martin J. Jenkins in Courtroom 11, 19th Floor, in the United States District Court, 450 Golden Gate
4 Avenue, San Francisco, California, Plaintiff Synopsys, Inc. (“Synopsys”) and Defendants Aeroflex
5 Incorporated, Aeroflex Colorado Springs, Inc., AMI Semiconductor, Inc., Matrox Electronic Systems
6 Ltd., Matrox Graphics Inc., Matrox International Corp., and Matrox Tech, Inc. (“the Customer
7 Defendants”) will move for summary judgment pursuant to Rule 56 of the Federal Rules of Civil
8 Procedure that the Customer Defendants do not infringe claims 13-17 of U.S. Patent No. 4,922,432
9 (“the ’432 patent”). This motion is based on the memorandum of points and authorities set forth
10 below, the accompanying declarations, exhibits, and proposed order, the oral arguments of counsel at
11 the hearing on this motion, and all other pleadings and matters of record in these actions.

MEMORANDUM OF POINTS AND AUTHORITIES

13 | I. INTRODUCTION

14 Synopsys and the Customer Defendants move for summary judgment that the Design Compiler
15 system does not have stored data describing hardware cells and does not select hardware cells as
16 required by element B and F of claim 13 of United States Patent 4,922,432.

17 The Court’s claim construction of the final element, element F, of Claim 13 requires that the
18 accused system “map[] the specified stored function to a corresponding stored hardware cell.” Ex. 8 at
19 20. The fundamental question at issue in this motion is what is a “hardware cell.” Synopsys and the
20 Customer Defendants contend that the claim construction is quite clear, consistent with the plain
21 meaning of the claim language as well as all of the intrinsic evidence, that a “hardware cell” must be
22 something that maps to or corresponds to a specified function. Thus, if the specified function to be
23 performed is “add,” then the hardware cell to which it must be mapped is something that can perform
24 the function of adding, such as an adder.

25 Moreover, the claim goes on to say how the hardware cells must be selected. The claim says
26 that cells must be selected by “applying rules” to the “specified stored function.” Synopsys and the
27 Customer Defendants interpret this consistent with its plain language to mean that whatever Ricoh

1 contends are “rules” must be applied to whatever Ricoh contends are “specified stored functions” to
2 select the cells. Finally the claim requires that the hardware cells be selected using “cell selection
3 rules,” which is also clear on its face.

4

5

6

7

8

10

11

12

13

14 Because Ricoh cannot read the plain language of the claim onto the Design Compiler system,
15 as will be explained in more detail below, Ricoh simply re-writes the claims so they will read on the
16 Design Compiler system. This, however, is a literal infringement case, and Ricoh must find each
17 element of the asserted claims *explicitly* as stated in the Design Compiler system. This is not a close
18 call – Ricoh simply cannot read claim 13 onto the Design Compiler System. Because it cannot do so,
19 summary judgment in favor of Synopsys and the Customer Defendants must be granted.

20 **II. FACTS**

21 **A. Background**

22 Ricoh alleges that the Customer Defendants infringe claims 13-17 of the '432 patent by
23 creating designs for application specific integrated circuits (“ASICs”) using Synopsys’ Design
24 Compiler system. The '432 patent relates generally to a computer-aided design (“CAD”) system for
25 ASIC design in which a user inputs a description of the desired operations for the ASIC into the CAD
26 system. The output of the system, after a series of steps, is a “netlist” defining the hardware cells
27 which are needed to perform the desired function of the integrated circuit. Ricoh has asserted that the
28 Customer Defendants infringe claims 13-17 of the '432 patent under a theory of literal infringement, as

1 opposed to infringement under the doctrine of equivalents.¹ See Ex. 2 3-6 at 25:25-27.²

2 Claim 13 of the '432 patent is the *only* independent claim asserted by Ricoh.³ Thus, if even
3 one element of claim 13 is found not to be met, this case is over. The text of Claim 13 reads:

4 A computer-aided design process for designing an application specific integrated circuit
5 which will perform a desired function comprising:

6 [A] storing a set of definitions of architecture independent actions and conditions;

7 [B] storing data describing a set of available integrated circuit hardware cells for performing
8 the actions and conditions defined in the stored set;

9 [C] storing in an expert system knowledge base a set of rules for selecting hardware cells to
10 perform the actions and conditions;

11 [D] describing for a proposed application specific integrated circuit a series of architecture
12 independent actions conditions;

13 [E] specifying for each described action and condition of the series one of said stored
14 definitions which corresponds to the desired action or condition to be performed; and

15 [F] selecting from said stored data for each of the specified definitions a corresponding
16 integrated circuit hardware cell for performing the desired function of the application specific
17 integrated circuit, said step of selecting a hardware cell comprising applying to the specified
18 definition of the action or condition to be performed, a set of cell selection rules stored in said
19 expert system knowledge base and generating for the selected integrated circuit hardware cells,
20 a netlist defining the hardware cells which are needed to perform the desired function of the
21 integrated circuit and the interconnection requirements therefor.⁴

22 Generally, claim 13 requires that three sets of data be stored in a CAD system: (1) a set of "definitions
23 of architecture independent actions and conditions" (element A); (2) data describing "hardware cells"
24 for performing those actions and conditions (element B); and (3) a set of "rules" for selecting the
25

26 ¹ None of Ricoh's experts alleges that the Customer Defendants infringe the '432 patent under the
27 doctrine of equivalents, nor is there any such allegation in Ricoh's Final Infringement Contentions
28 under Patent L.R. 3-6.

29 ² Unless otherwise noted, all exhibits referenced in this motion are attached to the Declaration of
30 Denise M. De Mory In Support of Synopsys' and Customer Defendants' Summary Judgment Motions
31 filed concurrently herewith. All deposition references are likewise included in the De Mory
32 Declaration.

33 ³ Claims 14-17 are all dependent on claim 13.

34 ⁴ The elements of claim 13 have been designated by letter for easy reference.

1 hardware cells to perform the actions and conditions (element C). Once these three sets of data have
 2 been stored, a user describes a series of “architecture independent actions and conditions” that the user
 3 wants to include in the desired ASIC (element D). The CAD system then takes that user description
 4 and specifies a definition from the set of definitions stored in element A. The CAD system then
 5 applies the selection rules from element C to each specified definition of element E to “select” from
 6 the stored data describing the hardware cells (element B), a hardware cell that corresponds to the
 7 specified architecture independent action or condition. The system then generates a netlist defining the
 8 hardware cells which are needed to perform the desired function of the integrated circuit.

9 From the viewpoint of the user, the user must first input “architecture independent actions and
 10 conditions” into the accused system.⁵ The Court interpreted this step to require “describing an input
 11 specification containing a series of desired functions to be performed by the desired ASIC.” The
 12 system must specify a “stored definition” for each architecture independent action and condition, or in
 13 the Court’s terms, for each architecture independent function. Ex. 8 at 14. The specified definition is
 14 later referred to by the Court as a “specified stored function.” The system must then select a hardware
 15 cell corresponding to the specified stored function. Indeed, the Court interpreted “selecting from said
 16 stored data for each of the specified definitions a corresponding integrated circuit hardware cell” as
 17 “mapping the specified stored function to a corresponding stored hardware cell.” Ex. 8 at 20. Finally,
 18 the selection must occur by applying “rules” to the specified definitions, i.e., the specified stored
 19 functions. Indeed, the Court ruled that selection must occur by “mapping of the specified definitions
 20 [described above as specified stored functions] to the stored hardware cell descriptions by applying to
 21 the specified definitions a set of cell selection rules.” Ex. 8 at 21.

22 Synopsys and the Customer Defendants contend, as set forth below, that the plain language of
 23 the claims as well as the Court’s claim construction is clear, and that Ricoh’s infringement theory fails
 24 as a matter of law.

25
 26 ⁵ The Court defined “architecture independent actions and conditions” as functional or behavioral
 27 aspects of a portion of a circuit (or circuit segment) that does not imply a set architecture, structure, or
 implementing technology, but excludes the use of register-transfer level descriptions as taught in
 Darringer. Ex. 8 at 12.
 28

1 **B. Ricoh's Infringement Theory Is Premised On A Faulty Reading Of the Plain**
2 **Language Of the Claims**

3 Ricoh's entire infringement theory is premised on its claim that the "hardware cells" described
4 in element B and F must be primitive logic gates, such as ANDs and ORs. Ricoh asserts this, of
5 course, solely because the Target Technology libraries used by the Customer Defendants only contain
6 primitive logic gates, and without regard to the meaning of the claims. The plain meaning of the
7 claims, as interpreted by the Court, and supported by the intrinsic evidence, however, is that "hardware
8 cells" are not ANDs and ORs. Instead, "hardware cells", as described in detail below, are functional
9 circuit components (whose logic function requires the use of more than one primitive gate) that can be
10 mapped or correspond to specified stored functions/definitions.

11

12

13

14

15

16

17

18

19

20

21

22

23 There is also a final question with regard to the types of information required to be stored for
24 each hardware cell. Ricoh quite conveniently takes one position for infringement purposes and another
25 for invalidity. The alleged cells stored in Design Compiler do not contain the level of detail Ricoh
26 maintains the claim requires for purposes of its invalidity analysis.

27

28


1 **C. The Plain Language of the Claim Is Clear: Hardware Cells Are Not Primitive**
 2 **Logic Gates, But Are Instead Circuit Components (Whose Logic Function**
 3 **Requires The Use Of More Than One Primitive Gate) That Map Or Correspond**
 4 **To Specified Functions To Be Performed By The Described ASIC**

5 Turning to the plain language of the claim, it becomes abundantly clear that Ricoh's reading of
 6 the claim to try to fit the round peg of Design Compiler into the square hole of the claims of the '432
 7 patent must be rejected. Element F is the step of selecting for "each specified definition" in element E
 8 "*a hardware cell*" from the data stored in element B for performing the desired (specified) function:
 9 "selecting from *said stored data* for each of the specified definitions *a corresponding integrated circuit*
 10 *hardware cell* for performing the desired function of the application specific integrated circuit."


11 The plain language of the claim requires selecting from said stored data (element B) for EACH
 12 specified definition A (i.e., ONE) corresponding integrated circuit hardware cell. Moreover, the cell
 13 must perform the desired function. And, as noted above, the Court interpreted this language as:
 14 "mapping the specified stored function to a corresponding stored hardware cell." Ex. 8 at 20:13-15.
 15 Thus, it is very clear from the plain language of the claim as well as the Court's interpretation that for
 16 each specified definition, or in the words of the Court's claim construction, "specified stored function,"
 17 there must be "a corresponding stored hardware cell" in the cell library that performs the specified
 18 function. Thus, the "hardware cells" of element B and F are not primitive logic gates such as ANDs,
 19 ORs, or NORs, but rather circuit components (i.e., implementations), such as adders, subtractors, and
 20 multipliers, that for example, carry out an add, subtract, or multiply functions and are comprised of
 21 many logic gates.

22 For purposes of illustrating the differences, it may be helpful to look at the details of a primitive
 23 logic gate, such as AND, versus an adder, such as a ripple carry adder, or in contrast, a carry look
 24 ahead adder.


25 An AND gate is depicted as follows:



1 In contrast, an exemplary adder implementation called a ripple carry adder, that can, among
2 other possible implementations, correspond to a specified ADD function, can be depicted at the gate
3 level as follows:



13 An alternative exemplary adder implementation, called a carry look ahead adder, could also be
14 selected as corresponding to an ADD function and can be depicted at the gate level as follows:



27 The ripple carry or carry look ahead adders depicted above correspond to a function, ADD, while the
28 AND gate (pursuant to Ricoh's infringement theory) does not.

1 The intrinsic evidence is fully consistent with this interpretation. Indeed, the description of the
 2 cell library in the specification confirms the claims' plain meaning that the cell must correspond to a
 3 function, such as ADD, and not be just a primitive logic gate. The specification provides that the cell
 4 library contains four types of information for each cell:

- 5 (1) functional level information: description of the cell at the RTL level.
- 6 (2) logic level information: descriptions in terms of gates and flip-flops.
- 7 (3) circuit level information: description at the transistor level.
- 8 (4) layout level information: geometrical mask level specification.

9 Col. 9:21-34. In addition, for each cell, there are certain attributes that aid the rules in cell selection.

10 Col. 9:35-50.

11 Storing this information for a cell makes sense if the cell is an adder corresponding to ADD,
 12 but makes no sense if the cell is simply a primitive gate as depicted above. If the cells were simply
 13 AND or OR gates, there would be no need to store both (1) and (2), because the function and the logic
 14 would be the same. An OR gate is comprised of an OR gate and performs an OR function.
 15 Moreover, it would not make sense to say that the logic level information should be described in terms
 16 of "gates and flip-flops," since a single gate is *all* that could exist here. In contrast, it makes perfect
 17 sense to describe an implementation of a circuit element, such as an adder, in terms of "gates and flip-
 18 flops" *and* to specify the functional description (add) separate⁶ and apart from the logic description.
 19 Thus, the specification makes clear that the cells are not simple or primitive logic gates.

20 An example from the specification is illustrative. The Court may recall that the "specified
 21 definitions" of stored functions in the patent were macros, including for example, ADD (A, B, C). See
 22 Col. 7 at Table 1. In the example set out in the patent, during the selecting step: "The addition macro
 23 ADD(A,B,C) results in the generation of a register for each of the input values, A and B, and a register
 24

25
 26 ⁶ The fact that the cell library includes a description of the functional level information at a register
 27 transfer level suggests, in fact, that the cells are more than just implementations. It suggests instead,
 28 that the cells are specified in terms of not only an implementation corresponding to the function, but
 also the needed register and control information to actually implement the function as a block in the
 circuit, given that the input is purely architecture independent.

1 for the output value C, and in the generation of an adder block.” Col. 13:43:-47. As described in the
 2 specification, the cell selector then selects “an optimum cell for a block.” Col. 9:22-23. Thus, an
 3 “adder” cell is selected for an “adder” block from among all of the “adder” cells, (i.e., different
 4 implementations) in the cell library. The selected cell cannot be just an AND or OR gate, but rather a
 5 more complex structure.

6 **D. Cells Must Be Selected By Applying Rules**

7 The plain language of the claim as well as the claim construction clearly requires that the cells
 8 be selected using rules. In accordance with the claim language, the cells are selected by applying to
 9 the specified stored definition (or stored function) a “set of cell selection rules.” The claim says:
 10 “said step of selecting a hardware cell comprising applying to the specified definition of the action or
 11 condition to be performed” a set of cell selection rules. The Court construed this claim to mean
 12 “mapping of the specified definitions [described above as specified stored functions] to the stored
 13 hardware cell descriptions by applying to the specified definitions a set of cell selection rules.” Thus,
 14 in order to infringe, the alleged “rules” must be “applied” to the specified stored definitions to select “a
 15 hardware cell” for “each specified definition.” These are the words of the claim and the Claim
 16 Construction, and they clearly and plainly specify what is required.

17 **E. The Rules Must Be Cell Selection Rules**

18 The claim requires storing a set of rules for selecting hardware cells to perform the actions and
 19 conditions. There is nothing ambiguous about this language. The rules must be cell selection rules.

20 **F. Stored Data Must Include Geometrical Information**

21 Now, having identified what a cell is, and how it is selected, the final question is: what is data
 22 describing a set of available integrated circuit hardware cells as required by element B. Here, the
 23 question is what type of information must be stored for each cell in the library – must one store all four
 24 levels of information and all attributes as described in the specification, or does less information satisfy
 25 the claims? Synopsys and the Customer Defendants assert that in order for the process described in
 26 Claim 13 (and subsequent dependent claims 14-17) each level of information must be stored, and at
 27 least some attributes. Because the cells are not simple primitive gates, at a minimum a functional and
 28 logic level description must be stored. In addition, because claim 14 requires the mask data of element

1 (4) above, the mask data may be required. Synopsys and the Customer Defendants do not seek to read
2 limitations from the specification into the claim, and thus, do not assert all these elements of the cell
3 library described in the specification must be stored for each element. What is clear, however, is that
4 the claims must be interpreted consistently for infringement purposes as well as for validity purposes.
5 Because Ricoh claims for purposes of its invalidity analysis that "geometric data" regarding the cells,
6 i.e., "(4) layout level information: geometrical mask level specification," then "geometric data" is also
7 required to infringe the claims. For purposes of avoiding anticipation by VEXED, an asserted piece of
8 prior art, Dr. Soderman distinguishes VEXED by saying "There is no technology specific library of
9 'hardware cells' composed of geometrical information of hardware components (e.g., NAND, NOR
10 gates, etc.) from which to build an ASIC." Soderman Rebuttal Report at 8. Thus, in order to infringe,
11 the "geometrical information" must likewise be stored for the accused system.

12 **G. There Is No Dispute That the Alleged Rules In The Design Compiler System Are**
13 **Not Used To Select Cells**

14
15
16
17
18
19
20
21
22
23
24
25
26
27

28 ⁷ Synthetic operators are internal to the Design Compiler system.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26

27 8 Synthetic module selection is an intermediate step within Design Compiler that is not significant for
28 purposes of this analysis.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

III. ARGUMENT

A. Legal Standard

Summary judgment is proper “if the pleadings, depositions, answers to interrogatories and admissions on file, together with the affidavits, if any, show that there is no genuine issue as to any

1 material fact and that the moving party is entitled to a judgment as a matter of law.” Fed. R. Civ. P.
 2 56(c). In the context of a patent case, this means that an accused infringer seeking summary judgment
 3 of non-infringement may meet its initial responsibility either by providing evidence that would
 4 preclude a finding of infringement, or by showing that the evidence on file fails to establish a material
 5 issue of fact essential to the patentee’s case. *See Novartis Corp. v. Ben Venue*, 271 F.3d 1043, 1046,
 6 1050-51, 1055 (Fed. Cir. 2001). Once the moving party makes this initial showing, the burden shifts to
 7 the non-moving party to “designate specific facts showing that there is a genuine issue for trial.”
 8 *Celotex Corp. v. Catrett*, 477 U.S. 317, 324 (1986) (citation omitted); *Aguilera v. Pirelli Armstrong*
 9 *Tire Corp.*, 223 F.3d 1010, 1019 (9th Cir. 2000) (citation omitted) (“On a motion for summary
 10 judgment, the non-moving party cannot simply rest on its allegations without any significant probative
 11 evidence tending to support the complaint”).

12 Determining whether a patent claim has been infringed involves two steps: (1) claim
 13 construction to determine the scope of the claims, followed by (2) determination of whether the
 14 properly construed claim encompasses the accused devices. *Vitronics v. Conceptronic, Inc.*, 90 F.3d
 15 1576, 1581-82 (Fed. Cir. 1996). Literal infringement requires that the patentee prove that the accused
 16 product or process meets every element or limitation of a claim. *Rohm and Haas Co. v. Brotech Corp.*,
 17 127 F.3d 1089, 1092 (Fed. Cir. 1997). If even one element or limitation is missing or is not met as
 18 claimed, then there is no literal infringement. *See Mas-Hamilton Group v. LaGard, Inc.*, 156 F.3d
 19 1206, 1211 (Fed. Cir. 1998); *see also Lantech, Inc. v. Keip Mach. Co.*, 32 F.3d 542, 547 (Fed. Cir.
 20 1994) (“For literal infringement, each limitation of the claim must be met by the accused device
 21 exactly, any deviation from the claim precluding a finding of infringement.”). Summary judgment of
 22 no literal infringement is appropriate when no reasonable jury could find every limitation recited in an
 23 asserted claim is found exactly in the accused device. *See Johnston v. IVAC Corp.*, 885 F.2d 1574,
 24 1576-80 (Fed. Cir. 1989).

25

26

27

28

1 **B. The Use Of The Design Compiler System Does Not Infringe.**

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

1 **C. If Claim 13 Is Not Infringed, then Claims 14-17 Cannot Be Infringed.**

2 Claims 14-17 are all dependent on claim 13. ['432 patent, col. 16:14-17:10]. Thus, if the Court
 3 finds that claim 13 is not infringed, then claims 14-17 also are not infringed. *See Wahpeton Canvas*
 4 *Co., Inc. v. Frontier, Inc.*, 870 F.2d 1546, 1552 n.9 (Fed. Cir. 1989) (“One who does not infringe an
 5 independent claim cannot infringe a claim dependent on (and thus containing all the limitations of) that
 6 claim.”).

7 **IV. CONCLUSION**

8 Based on the Court’s interpretation of the plain meaning of the claims, the Customer
 9 Defendants do not literally infringe, and indeed, the Design Compiler system is not capable of literally
 10 infringing, the asserted claims of the '432 patent. The Court should therefore grant summary judgment
 11 of non-infringement in favor of the Customer Defendants on all of the asserted '432 patent claims and
 12 grant Synopsys, on summary judgment, a declaration that Design Compiler does not infringe the '432.

13 Dated: August 18, 2006

HOWREY LLP

15 By: /s/Denise M. De Mory
 16 Denise M. De Mory
 17 Attorney for Plaintiff SYNOPSYS and
 18 Defendants AEROFLEX
 19 INCORPORATED, AMI
 20 SEMICONDUCTOR, INC., MATROX
 21 ELECTRONIC SYSTEMS, LTD.,
 22 MATROX GRAPHICS INC., MATROX
 23 INTERNATIONAL CORP., MATROX
 24 TECH, INC., and AEROFLEX
 25 COLORADO SPRINGS, INC.